資料介紹
Table of Contents
SSM2518 Pmod Xilinx FPGA Reference Design
Introduction
The SSM2518 is a digital input, Class-D power amplifier that com-bines a digital-to-analog converter (DAC) and a sigma-delta (Σ-Δ) Class-D modulator. This unique architecture enables extremely low real-world power consumption from digital audio sources with excellent audio performance. The SSM2518 is ideal for power sensitive applications, such as mobile phones and portable media players, where system noise can corrupt small analog signals such as those sent to an analog input audio amplifier.
HW Platform(s):
Quick Start Guide
The bit file provided in the project *.zip file combines the FPGA bit file and the SDK elf files. It may be used for a quick check on the system. All you need is the hardware and a PC running a UART terminal and the programmer (IMPACT).
Required Hardware
Required Software
- Xilinx ISE 14.4 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).
- A UART terminal (Tera Term/Hyperterminal), Baud rate 115200 for the Avnet LX-9 Microboard and ZedBoard or 9600 for the Digilent Nexys?3 Board.
Running Demo (SDK) Program
If you are not familiar with LX9 and/or Xilix tools, please visit
products/boards-and-kits/AES-S6MB-LX9.htm for details.
If you are not familiar with Nexys?3 and/or Xilix tools, please visit
http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,400,897&Prod=NEXYS3 for details.
If you are not familiar with ZedBoard and/or Xilix tools, please visit
http://www.em.avnet.com/en-us/design/drc/Pages/Zedboard.aspx for details.
Avnet LX9 MicroBoard Setup
Extract the project from the archive file (SSM2518_
To begin, connect the PmodAMP3 to J4 connector of LX9 board. You can use an extension cable for ease of use. Connect the USB cable from the PC to the USB-UART female connector of the board for the UART terminal. The board will be programmed through its USB male connector.
Digilent Nexys?3 Spartan-6 FPGA Board
Extract the project from the archive file (SSM2518_
To begin, connect the PmodAMP3 to JB connector of Nexys?3 board. You can use an extension cable for ease of use. Connect the USB cables from the PC to the board, one for programming (Digilent USB device) and one for the UART terminal (FT232R USB UART).
Avnet ZedBoard
To begin, connect the PmodAMP3 to JD connector of ZedBoard (see image below). You can use an extension cable for ease of use. Connect the USB cables from the PC to the board, one for programming (Digilent USB device) and one for the UART terminal (FT232R USB UART).
FPGA Configuration for Nexys3 and LX-9 MicroBoard
Program the device using download.bat located in “../sw/bin” folder. The downloading progress will be shown in the command prompt screen that opens.
If programming was successful, you should be seeing messages appear on the terminal window as shown in the figure below. After programming the SSM2518 device, the program will automatically start playing a pre-recorded sound. Press any key to pause/resume playback.
FPGA Configuration for ZedBoard
Run the download.bat script from the “../bin” folder downloaded from the github (see the links in the download section of the wiki page). The script will automatically configure the ZYNQ SoC and download the *.elf file afterwards.
If the download script fails to run, modify the Xilinx Tools path in download.bat to match your Xilinx Installation path.
If programming was successful, you should be seeing messages appear on the terminal window. After programming the SSM2518 device, the program will automatically start playing a pre-recorded sound.
Using the reference design
Functional Description
Avnet LX-9 MicroBoard and Digilent Nexys3
The reference design is a simple IIC interface used to program the SSM2518. A custom I2S Core is also implemented, in order to transmit audio data to the SSM2518. The software programs the device and starts audio playback. Pausing the audio playback is done from an UART Terminal.
Avnet ZedBoard
The reference design is a simple IIC interface used to program the SSM2518. A custom I2S Core is also implemented, in order to transmit audio data to the SSM2518. The software programs the device and starts audio playback. DMA transfers data from the DDR memory to the I2S Core, resulting in playback of audio data.
- Connecting the PmodAMP3 to the desired Board using an extension cable provides ease of use.
- UART must be set to 115200 Baud Rate for the Avnet LX-9 Microboard and ZedBoard or 9600 Baud Rate for the Digilent Nexys?3 Board.
- JP5 must be connected (I2C Active).
- JP6 must be removed (ADDR = 1).
- JP3 and JP4 must be removed.
- JP2 must be connected to MCLK position.
- External connection must be made between J3 Pin 1 (SCL) to J1 Pin 7 and J3 Pin 2 (SDA) to J1 Pin 8.
Downloads
Avnet LX-9 MicroBoard:
Digilent Nexys?3:
Avnet ZedBoard:
More information
- Example questions:
- An error occurred while fetching this feed: http://ez.analog.com/community/feeds/allcontent/atom?community=2061
- AD5781 pmod Xilinx FPGA參考設(shè)計(jì)
- AD7991 pmod Xilinx FPGA參考設(shè)計(jì)
- AD7156 pmod Xilinx FPGA參考設(shè)計(jì)
- AD7091R pmod Xilinx FPGA參考設(shè)計(jì)
- AD7193 pmod Xilinx FPGA參考設(shè)計(jì)
- AD5541A pmod Xilinx FPGA參考設(shè)計(jì)
- AD5628 pmod Xilinx FPGA參考設(shè)計(jì)
- ADP5589 pmod Xilinx FPGA參考設(shè)計(jì)
- ADXL345 pmod Xilinx FPGA參考設(shè)計(jì)
- ADT7420 pmod Xilinx FPGA參考設(shè)計(jì)
- ADXL362 pmod Xilinx FPGA參考設(shè)計(jì)
- AD7780 pmod Xilinx FPGA參考設(shè)計(jì)
- AD5933 pmod Xilinx FPGA參考設(shè)計(jì)
- SSM2518:數(shù)字輸入立體聲,2 W,D類(lèi)音頻功率放大器數(shù)據(jù)表
- SSM2518原文資料數(shù)據(jù)手冊(cè)PDF免費(fèi)下載(D類(lèi)音頻放大器) 10次下載
- Xilinx fpga芯片系列有哪些 2330次閱讀
- Xilinx FPGA IP之Block Memory Generator功能概述 1955次閱讀
- 基于Xilinx FPGA的邊界掃描應(yīng)用 1105次閱讀
- 使用Xilinx FPGA實(shí)現(xiàn)OFDM系統(tǒng) 850次閱讀
- Xilinx FPGA時(shí)序約束設(shè)計(jì)和分析 1359次閱讀
- Xilinx 7系列FPGA管腳是如何定義的? 1w次閱讀
- Xilinx FPGA的FMC介紹 5643次閱讀
- digilent立體聲功率放大器介紹 2096次閱讀
- Xilinx FPGA的電源設(shè)計(jì)詳解 1w次閱讀
- 基于Xilinx FPGA用于ASIC前端驗(yàn)證的問(wèn)題總結(jié) 1688次閱讀
- Xilinx品牌FPGA使用的三種證書(shū) 4193次閱讀
- Xilinx FPGA底層資源架構(gòu)與設(shè)計(jì)規(guī)范 4910次閱讀
- 無(wú)驅(qū)動(dòng)問(wèn)題的Zynq搭配Pmod開(kāi)發(fā)解決方案 1830次閱讀
- 基于Xilinx FPGA的通用信號(hào)采集器 1791次閱讀
- Maxim為三款Xilinx FPGA參考設(shè)計(jì)提供電源管理方案 1163次閱讀
下載排行
本周
- 1HFSS電磁仿真設(shè)計(jì)應(yīng)用詳解PDF電子教程免費(fèi)下載
- 24.30 MB | 128次下載 | 1 積分
- 2雷達(dá)的基本分類(lèi)方法
- 1.25 MB | 4次下載 | 4 積分
- 3電感技術(shù)講解
- 827.73 KB | 2次下載 | 免費(fèi)
- 4從 MSP430? MCU 到 MSPM0 MCU 的遷移指南
- 1.17MB | 2次下載 | 免費(fèi)
- 5有源低通濾波器設(shè)計(jì)應(yīng)用說(shuō)明
- 1.12MB | 2次下載 | 免費(fèi)
- 6RA-Eco-RA2E1-48PIN-V1.0開(kāi)發(fā)板資料
- 35.59 MB | 2次下載 | 免費(fèi)
- 7面向熱插拔應(yīng)用的 I2C 解決方案
- 685.57KB | 1次下載 | 免費(fèi)
- 8愛(ài)普生有源晶體振蕩器SG3225EEN應(yīng)用于儲(chǔ)能NPC、新能源
- 317.46 KB | 1次下載 | 免費(fèi)
本月
- 12024年工控與通信行業(yè)上游發(fā)展趨勢(shì)和熱點(diǎn)解讀
- 2.61 MB | 763次下載 | 免費(fèi)
- 2HFSS電磁仿真設(shè)計(jì)應(yīng)用詳解PDF電子教程免費(fèi)下載
- 24.30 MB | 128次下載 | 1 積分
- 3繼電保護(hù)原理
- 2.80 MB | 36次下載 | 免費(fèi)
- 4正激、反激、推挽、全橋、半橋區(qū)別和特點(diǎn)
- 0.91 MB | 32次下載 | 1 積分
- 5labview實(shí)現(xiàn)DBC在界面加載配置
- 0.57 MB | 21次下載 | 5 積分
- 6在設(shè)計(jì)中使用MOSFET瞬態(tài)熱阻抗曲線
- 1.57MB | 15次下載 | 免費(fèi)
- 7GBT 4706.1-2024家用和類(lèi)似用途電器的安全第1部分:通用要求
- 7.43 MB | 14次下載 | 免費(fèi)
- 8AD18學(xué)習(xí)筆記
- 14.47 MB | 8次下載 | 2 積分
總榜
- 1matlab軟件下載入口
- 未知 | 935113次下載 | 10 積分
- 2開(kāi)源硬件-PMP21529.1-4 開(kāi)關(guān)降壓/升壓雙向直流/直流轉(zhuǎn)換器 PCB layout 設(shè)計(jì)
- 1.48MB | 420061次下載 | 10 積分
- 3Altium DXP2002下載入口
- 未知 | 233084次下載 | 10 積分
- 4電路仿真軟件multisim 10.0免費(fèi)下載
- 340992 | 191360次下載 | 10 積分
- 5十天學(xué)會(huì)AVR單片機(jī)與C語(yǔ)言視頻教程 下載
- 158M | 183329次下載 | 10 積分
- 6labview8.5下載
- 未知 | 81578次下載 | 10 積分
- 7Keil工具M(jìn)DK-Arm免費(fèi)下載
- 0.02 MB | 73804次下載 | 10 積分
- 8LabVIEW 8.6下載
- 未知 | 65985次下載 | 10 積分
評(píng)論
查看更多