0
  • 聊天消息
  • 系統(tǒng)消息
  • 評(píng)論與回復(fù)
登錄后你可以
  • 下載海量資料
  • 學(xué)習(xí)在線課程
  • 觀看技術(shù)視頻
  • 寫文章/發(fā)帖/加入社區(qū)
會(huì)員中心
創(chuàng)作中心

完善資料讓更多小伙伴認(rèn)識(shí)你,還能領(lǐng)取20積分哦,立即完善>

3天內(nèi)不再提示

CD4532B CMOS 8 位優(yōu)先級(jí)編碼器

數(shù)據(jù):

描述

CD4532B consists of combinational logic that encodes the highest priority input (D7-D0) to a 3-bit binary code. The eight inputs, D7 through D0, each have an assigned priority; D7 is the highest priority and D0 is the lowest. The priority encoder is inhibited when the chip-enable input EI is low. When EI is high, the binary representation of the highest-priority input appears on output lines Q2-Q0, and the group select line GS is high to indicate that priority inputs are present. The enable-out (EO) is high when no priority inputs are present. If any one input is high, EO is low and all cascaded lower-order stages are disabled.

The CD4532B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

特性

  • 從8轉(zhuǎn)換為二進(jìn)制
  • 提供級(jí)聯(lián)功能以處理任意數(shù)量的輸入
  • 組選擇表示一個(gè)或多個(gè)優(yōu)先輸入
  • 標(biāo)準(zhǔn)化,對(duì)稱輸出特性
  • 100%測(cè)試20 V時(shí)的靜態(tài)電流
  • 最大輸入電流為1μA在整個(gè)封裝溫度范圍內(nèi)為18 V;在18 V和25°C下100 nA
  • 噪聲容限(完整封裝溫度范圍):
    0.5 V,V DD = 5 V
    1.5 V at V DD = 10 V
    1.5 V,V DD = 15 V
  • 5 V,10 V和15 V參數(shù)評(píng)級(jí)
  • 滿足JEDEC暫定標(biāo)準(zhǔn)第13B號(hào)“'B'系列CMOS器件描述的標(biāo)準(zhǔn)規(guī)范”的所有要求
  • 應(yīng)用:
    • 優(yōu)先級(jí)編碼器< /li>
    • 二進(jìn)制或BCD編碼器(鍵盤編碼)
    • 浮點(diǎn)運(yùn)算

從中獲取數(shù)據(jù)表哈里斯半導(dǎo)體

參數(shù) 與其它產(chǎn)品相比?編碼器和解碼器

?
Function
Technology Family
VCC (Min) (V)
VCC (Max) (V)
Channels (#)
Voltage (Nom) (V)
F @ Nom Voltage (Max) (Mhz)
ICC @ Nom Voltage (Max) (mA)
tpd @ Nom Voltage (Max) (ns)
Configuration
Type
IOL (Max) (mA)
IOH (Max) (mA)
Rating
Operating Temperature Range (C)
Package Group
Package Size: mm2:W x L (PKG)
Bits (#)
Digital input leakage (Max) (uA)
ESD Charged Device Model (kV)
ESD HBM (kV)
CD4532B
Encoder
Multiplexer ? ?
CD4000 ? ?
3 ? ?
18 ? ?
1 ? ?
5
10
15 ? ?
8 ? ?
0.3 ? ?
110 ? ?
8:4 ? ?
Standard ? ?
1.5 ? ?
-1.5 ? ?
Catalog ? ?
-55 to 125 ? ?
PDIP
SO
SOIC
TSSOP ? ?
See datasheet (PDIP)
16SO: 80 mm2: 7.8 x 10.2(SO)
16SOIC: 59 mm2: 6 x 9.9(SOIC)
16TSSOP: 32 mm2: 6.4 x 5(TSSOP) ? ?
8 ? ?
5 ? ?
0.75 ? ?
2 ? ?

技術(shù)文檔

數(shù)據(jù)手冊(cè)(1)
元器件購(gòu)買 CD4532B 相關(guān)庫(kù)存