時(shí)鐘電路是芯片中最基礎(chǔ)的電路，時(shí)鐘電路性能的好壞關(guān)乎SoC中所有電路能否達(dá)到預(yù)期目標(biāo)，例如：計(jì)算核（CPU/GPU/NPU）的主頻，DDR的帶寬，高速接口（PCIE）的帶寬等。
2022-10-12 15:08:47
4746 For signals requiring low jitter, such as ADC sampling clocks, TI’s ISO73xx family of low jitter devices
2018-10-11 15:18:30
The Keysight 71501C jitter analysis system is designed to help you do a thorough jitter charcterization of your device.
2019-05-15 15:50:52
There are also tutorials for the three main jitter analysis measurements: jitter transfer, jitter tolerance, jitter generation and output jitter.
2019-08-13 09:31:10
This document describes the functions, properties and methods for controlling the Spectral Jitter measurment from a remote application
2019-08-02 11:18:17
Jitter, Noise, and Signal Integrity at High-Speed-Mike PengLi
2015-10-26 15:03:11
ADC 控制控制2:0x48
但從MCLKO/XO卻量測(cè)到153kHz輸出，并且I2S訊號(hào)也未輸出，SPI已確定能夠正常讀寫(xiě)。
我試著往上調(diào)整MCLK/XI的頻率到一定程度時(shí)，MCLKO/XO就會(huì)量測(cè)到Jitter非常大的訊號(hào)。
請(qǐng)問(wèn)是否在電路上有什么地方需要注意? 或是寄存器設(shè)定要如何修改?
謝謝您。
2023-11-30 06:18:18
source from FPGA, exactly how much jitter can we expect from the I/O lines. This is very critical
2019-05-17 14:04:07
This product note discusses the nature of Jitter tolerance problems and describes a method
2019-03-27 13:56:20
嗎？ 以上來(lái)自于谷歌翻譯 以下為原文Hi I have a DSO80204B 40Gsa/s Infiniium and want to measure jitter of an oscillator.
2019-03-01 15:07:22
floor, lowest jitter measurement floor, lowest trigger jitter and flattest
2019-10-31 12:20:33
include the industrys lowest noise floor, lowest jitter measurement floor, lowest trigger jitter and flattest frequency response.
2019-10-24 07:04:53
the L6206Q using the EVAL6206Q board. The output of the chip exhibits excessive jitter. Is this a regular
2019-03-19 08:00:50
Features specific information on jitter intrinsic performance.
2019-07-11 08:31:00
PLL jitter 對(duì)建立時(shí)間和保持時(shí)間有什么樣的影響？哪位大神給解答下
2015-10-30 11:16:30
The Clock Wizard reports the individual jitter for each DCM/PLL as DCM0 - 213 ps, DCM1 - 221 ps, PLL0
2019-07-23 14:02:15
的，于是這里就有了數(shù)字信號(hào)防干擾的需求。 另外，USB的同步和異步傳輸。USB 音頻使用同步傳輸?shù)臅r(shí)候確實(shí)是跟Jitter相關(guān)的，因?yàn)閁SB協(xié)議會(huì)發(fā)送一個(gè)SOF(起始幀)同步每個(gè)采樣包，而接受端（比如
2016-09-27 17:16:28
和異步傳輸。USB 音頻使用同步傳輸?shù)臅r(shí)候確實(shí)是跟Jitter相關(guān)的，因?yàn)閁SB協(xié)議會(huì)發(fā)送一個(gè)SOF(起始幀)同步每個(gè)采樣包，而接受端（比如USB DAC芯片）需要根據(jù)這個(gè)起始幀來(lái)同步，也就是說(shuō)傳輸
2016-12-05 10:46:10
Demo Setup for Stimulated Jitter Measurement with 81134A and 54855A
2019-07-11 08:21:45
Describes how to generate and measure jitter with the 81133/34A and 54855A
2019-08-07 14:26:25
error performance analyzers to determine Random Jitter, Deterministic Jitter, and Total Jitter.
2019-07-19 15:05:39
See how the time correlation of jitter to the real-time signal makes it easy to trace jitter components to their sources (21:30)
2019-09-24 17:15:00
jitter generation capabilities for jitter-tolerance testing (J-BERT) of serial gigabit devices up to 12.5 Gb/s.
2019-09-24 12:18:45
This Application Note emphasizes on the emerging techniques for reference clock jitter analysis
2019-10-14 09:08:46
This white paper describes how various jitter analysis techniques give dissimilar results.Which
2019-10-08 06:54:43
Separating jitter into its random and deterministic components (called “RJ/DJ separation”) is a
2019-09-30 07:23:58
為原文hi,I wonder how much is the jitter of RXRECCLK in spartan-6 GTPs. is there any document describe
2019-07-01 13:31:36
大家好如果I0和I1都連接到BUFGCTRL，如何計(jì)算輸出時(shí)鐘的DISCRETE JITTER？我得到335ns DJ，而源時(shí)鐘有80ps P-P JITTER。以上來(lái)自于谷歌翻譯以下為原文Hi
2019-03-22 09:30:34
This application note compares different total jitter measurement and extrapolation techniques to the Fast Total Jitter Measurement
2019-09-25 16:22:41
As data rates increase, the effects of jitter and noise become critical. The relationship between
2019-09-29 08:02:51
Explains the fundamentals of Jitter, the various components, challenges, and the capabilites for the ParBERT 81250.
2019-08-08 09:01:52
This applicaiton note describes gain fast and efficient insight into the operation and performance of CDR, clock system and jitter tolerance.
2019-08-21 09:24:16
抖動(dòng)的知識(shí)及測(cè)量方法在數(shù)字通信系統(tǒng)，特別是同步系統(tǒng)中，隨著系統(tǒng)時(shí)鐘頻率的不斷提高，時(shí)間抖動(dòng)成為影響通信質(zhì)量的關(guān)鍵因素。本文介紹了時(shí)間抖動(dòng)（jitter）的概念及其分析方法。關(guān)鍵字：時(shí)間抖動(dòng)
2008-11-27 08:28:56
Mastering Jitter in Serial Gigabit Designs
2019-10-09 10:24:14
As jitter is present in all telecommunications networks to some degree, network elements (NEs) must
2019-02-18 15:14:29
求CycloneIV內(nèi)置PLL和Spartan 6內(nèi)置DCM的jitter值.OSC 50MHZ普通有源晶振輸入.求個(gè)大概值。是1ps、10ps還是100ps級(jí)的？驅(qū)動(dòng)兩片250MHZ的8位ADC做
2014-02-11 21:52:34
的 phase noise ? 2,我們一般對(duì)crystal osc 說(shuō)的 jitter 指標(biāo)是不是應(yīng)該是JCC 或者JCC-K ，因?yàn)樗鼪](méi)有外加基準(zhǔn)參考頻率，看JC JC-K 沒(méi)意義 ？ 如果是JCC-K
2021-06-24 07:25:23
EZJIT jitter analysis software from Keysight, combined with Infiniium Series oscilloscopes, provide
2018-10-09 15:27:49
The Keysight 53310A's fast histograms make it easy to get complete view of clock jitter. The shape
2019-04-18 16:38:14
一般翻譯為時(shí)基誤差, 成因并非影像波型資料本身的錯(cuò)誤，而是時(shí)間部分出錯(cuò)了, 其錯(cuò)誤的時(shí)間差即稱之為Jitter, Jitter 造成振幅沒(méi)有在準(zhǔn)確的時(shí)間呈現(xiàn)出來(lái)使得影像波型扭曲, 而影像可能會(huì)因此而
2015-11-12 14:48:41
請(qǐng)教一下hspice的激勵(lì)源里怎么增加jitter
2014-09-15 09:06:26
如下的改進(jìn)：REF1 和REF2被屏蔽掉，由內(nèi)部VCO直接生成輸出時(shí)鐘，即out0-out3為156.25M，out4-ou5均為25M。請(qǐng)問(wèn)這樣改進(jìn)芯片是否支持？jitter會(huì)不會(huì)有所降低？如果可以的話，請(qǐng)給出寄存器配置.
2018-12-25 14:16:11
因?yàn)橛姓伎毡确€(wěn)定器，轉(zhuǎn)換器對(duì)時(shí)鐘輸入的占空比不敏感，但是對(duì)時(shí)鐘jitter卻很敏感，為什么？
2018-10-12 09:08:47
estimate for the output jitter of a PLL in S6.The datasheet says to reference the wizard.Here's our
2019-06-14 08:31:44
TI工程師你好，前端的其他芯片把I2S給到PCM1794的iIS信號(hào)，（ LRCK，DATA，BCK，SCK，），經(jīng)?？吹接腥苏f(shuō)JITTER，JITTER超過(guò)10PS影響音質(zhì)啥的.1.然后說(shuō)外加獨(dú)立
2019-08-19 08:50:51
There are four kinds of PLL jitter:1.period jitter2.short term jitter3.long term
2021-06-24 06:48:21
看了hspice的demo里用.sn命令跑的，然后有個(gè)phasenoise計(jì)算jitter啥的看著都是模塊的。這個(gè)能整個(gè)pll跑完再計(jì)算jitter嗎？還是也得分開(kāi)跑再按照傳輸函數(shù)噪聲擬合？
2021-06-25 07:17:07
嗨，將input_jitter值與周期約束一起使用而不是僅僅收緊周期有什么不同？防爆。輸入抖動(dòng)：+/- 100 ps周期：10 ns約束1和2是等價(jià)的嗎？1）TIMESPEC TS_clk
2019-03-18 06:28:58
This application note describes how to use a real-time oscilloscope with jitter analysis, along
2019-08-07 14:33:56
Complete solutions for characterization and test of jitter in high-speed digital transmission systems, high-speed I/O connections, and buses.
2019-11-06 09:33:45
Information Theory Computer Science Mike Peng Li Prentice Hall Jitter, Noise, and Signal Integrity
2019-02-15 11:53:51
The MAX3671 is a low-jitter frequency synthesizer that accepts two reference clock inputs
2009-02-08 18:59:42
13 The MAX3673 is a low-jitter frequency synthesizer that accepts two reference clock inputs
2009-02-11 18:02:1021 Abstract: The MAX3670 low-jitter clock generator is a monolithic phase-locked loop (PLL) that uses
2009-04-22 11:23:1320 and data recovery at rates of OC-3, OC-12, and 15/14 FEC. All SONET jitter requirements are met, including jitter transfer, jitter generation, and
2009-09-15 08:31:2115 and data recovery at rates of OC-3, OC-12, OC-48, Gigabit Ethernet, and 15/14 FEC rates. All SONET jitter requirements are met, including jitter tr
2009-09-15 09:01:5521 The AD9512 provides a multi-output clock distribution in a design that emphasizes low jitter
2009-09-15 09:32:3618 The AD9513 features a three-output clock distribution IC in a design that emphasizes low jitter
2009-09-15 09:34:1615 The AD9514 features a multi-output clock distribution IC in a design that emphasizes low jitter
2009-09-15 09:35:5313 The AD9515 features a two-output clock distribution IC in a design that emphasizes low jitter
2009-09-15 09:37:3417 pinout minimizeinternal device jitter, while configurable 0/25/50/100%pre-emphasis overcomes external ISI jitter effects of lossy
2009-10-12 15:26:515 and flow-through pinoutminimize internal device jitter and simplify board layout,while pre-emphasis overcomes ISI jitter effects f
2009-10-12 15:32:0017 and flow-throughpinout minimize internal device jitter and simplify board layout,while pre-emphasis overcomes ISI jitter effects
2009-10-12 15:42:3925 and flow-through pinout minimizeinternal device jitter and simplify board layout, whileconfigurable pre-emphasis overcomes ISI jitter effects f
2009-10-13 08:24:5619 Data-dependent jitter of transmitter for Non-Framed PRBS and SDH-Framed signal weresimulated.
2010-03-03 08:39:4814 JITTER ANA
2010-07-08 15:32:548 If jitter at the input port of a network element (NE) exceeds a thresholdvalue, errors or loss
2010-07-09 16:59:4614 This application note focuses on jitter measurements of componentsand equipment that make up
2010-07-15 23:59:1028 IntroductionWith higher-speed clocking anddata transmission schemes in thecomputer and communicationsindustries, timing margins arebecoming increasingly tight.Sophisticated techniques arerequired to ensure that
2010-07-19 15:05:0716 Welcome to the second edition of Agilent TechnologiesUnderstanding Jitter and Wander Measurements
2010-07-19 15:09:2821 With the 81134A it is easy toadd jitter to any kind of dataor clock signal. This is veryuseful
2010-07-21 20:04:249 本文分析了晶振的漂移對(duì)GPS接收機(jī)的影響，從鎖相環(huán)理論的角度，重點(diǎn)分析了采樣時(shí)鐘抖動(dòng)對(duì)基帶載波跟蹤和偽碼跟蹤性能的影響，并給出一種環(huán)路分級(jí)降帶寬的方法來(lái)消除這種影
2010-07-23 10:49:086 AbstractJitter is increasingly analyzed by separating a signal’s timing noise into its random and deterministic components, yet there is no reference standard for measurement verification. We introduce a precisely cal
2010-07-26 10:43:385 IntroductionSeparating jitter into its randomand deterministic components(called “RJ/DJ separation
2010-07-28 20:55:577 Abstract: High-speed applications using ultra-fast data converters in their design often require an extremely clean clock signal to make sure an external clock source does not contribute undesired noise to the overal dynamic performance of
2009-04-16 16:34:231576 
用DSP實(shí)現(xiàn)抖動(dòng)(Jitter)測(cè)量的方法
近年來(lái),抖動(dòng)（Jitter）已經(jīng)成為通信工程師非常重視的信號(hào)特征。在數(shù)字系統(tǒng)中,時(shí)鐘頻率正在變
2009-08-17 17:04:54990 
Aperture Jitter Calculator for ADCs
Abstract: This application note clarifies the operation
2009-09-18 08:38:101200 
抖動(dòng)/歪斜,抖動(dòng)/歪斜是什么意思
什么是抖動(dòng)（jitter）
所謂jitter就是一種抖動(dòng)。具體如何解釋呢？讓我
2010-03-22 14:42:491895 Abstract: This application note describes how sampling clock jitter (time interval error or TIE
2012-10-12 10:58:2332 The SL16020DC is a low power dissipation spread spectrum clock generator using SLI proprietary low jitter PLL.
2017-09-11 12:53:3411 The SL16010DC is a low power dissipation spread spectrum clock generator using SLI proprietary low jitter PLL. The SL16010DC provides two output clocks.
2017-09-11 13:37:454 The AD9508 provides clock fanout capability in a design that emphasizes low jitter to maximize
2017-10-19 13:26:2014 在理想情況下，一個(gè)頻率固定的完美的脈沖信號(hào)（以1MHz為例）的持續(xù)時(shí)間應(yīng)該恰好是1us，每500ns有一個(gè)跳變沿。但不幸的是，這種信號(hào)并不存在。如圖1所示，信號(hào)周期的長(zhǎng)度總會(huì)有一定變化，從而導(dǎo)致下一個(gè)沿的到來(lái)時(shí)間不確定。這種不確定就是抖動(dòng)（jitter）。
2018-03-13 10:21:0884702 
Discrete Jitter是由MMCM/PLL引入的，其具體數(shù)值可通過(guò)點(diǎn)擊圖2中Clock Uncertainty的數(shù)值查看，如圖5所示。通常，VCO的頻率越高，引入
2018-11-12 14:40:005091 整個(gè)jitter可以分為RJ（隨機(jī)性Jitter）和DJ（確定性jitter）兩大類(lèi)。它們的分類(lèi)主要跟根據(jù)是否有界，也就是是否有最大值來(lái)區(qū)分。RJ在分布上是高斯分布，其沒(méi)有邊界的也就是沒(méi)用最大值
2020-05-14 15:37:169309 
AD9540:?655 MHz Low Jitter Clock Generator Data Sheet
2021-01-28 15:37:316 前言 ：本文我們介紹下ADC采樣時(shí)鐘的抖動(dòng)（Jitter）參數(shù)對(duì)ADC采樣的影響，主要介紹以下內(nèi)容： 時(shí)鐘抖動(dòng)的構(gòu)成 時(shí)鐘抖動(dòng)對(duì)ADC SNR的影響 如何計(jì)算時(shí)鐘抖動(dòng) 如何優(yōu)化時(shí)鐘抖動(dòng) 1.采樣理論
2021-04-07 16:43:457378 
在時(shí)鐘電路的設(shè)計(jì)中，存在 jitter 和 skew 問(wèn)題。
2023-06-26 16:49:171011 
抖動(dòng)jitter的有關(guān)概念和理論很多，容易把人抖暈；本文目的是幫助產(chǎn)品研發(fā)和測(cè)試工程師，不需要研究時(shí)頻域抖動(dòng)測(cè)量的原理和公式，只講用什么手段測(cè)抖動(dòng)，以及測(cè)試值的表達(dá)含義。
2023-07-07 17:30:082707 
相位抖動(dòng)Phase Jitter，Jitter小一些比較好，比較穩(wěn)定。但是跟Transient有一定矛盾，需要在兩者之間取平衡點(diǎn)。
2023-10-12 15:09:02260 
電子發(fā)燒友App
工商網(wǎng)監(jiān)
評(píng)論