資料介紹
The evolution of IC design is driven by a continuous demand for increased performance. This
push translates into more functionality and increasing complexity. Design closure is getting more
difficult to achieve at each subsequent node because of new process effects and variability that
impact design functionality and performance.
More accurate extraction and simulation is required to help designers converge on an optimal
design that has a high certainty of achieving yield at the target specifications, without costly and
time-consuming over-design. Time-to-market pressures dictate that a solution to this problem
must fit into existing design flows for a wide range of design applications and not increase the
cycle time.
Traditional parasitic extraction tools are unable to meet the parasitic accuracy criteria at 28 nm
and below. IC designers at these nodes need to extract parasitics with field solver accuracy to
evaluate the effects of parasitics on circuit timing and functionality, without compromising
performance. Rule-based extractors are fast, but they are not designed to extend to evertightening
accuracy requirements. Traditional field solvers are not designed to deliver the
needed performance. These limitations force designers to build in extra design margins, which
eliminates the benefits of moving to a smaller node in the first place.
Enter Calibre? xACT 3D—a new product designed to provide the reference-level accuracy of a 3D
field solver coupled with fast performance and high scalability. Calibre xACT 3D leverages its
integration into the established best-in-class production design sign-off flow with Calibre LVS
and its device and interconnect modeling infrastructure for maximum usability. This paper
details how the Calibre xACT 3D extraction solution addresses the extraction challenges for
design signoff at advanced nodes.
push translates into more functionality and increasing complexity. Design closure is getting more
difficult to achieve at each subsequent node because of new process effects and variability that
impact design functionality and performance.
More accurate extraction and simulation is required to help designers converge on an optimal
design that has a high certainty of achieving yield at the target specifications, without costly and
time-consuming over-design. Time-to-market pressures dictate that a solution to this problem
must fit into existing design flows for a wide range of design applications and not increase the
cycle time.
Traditional parasitic extraction tools are unable to meet the parasitic accuracy criteria at 28 nm
and below. IC designers at these nodes need to extract parasitics with field solver accuracy to
evaluate the effects of parasitics on circuit timing and functionality, without compromising
performance. Rule-based extractors are fast, but they are not designed to extend to evertightening
accuracy requirements. Traditional field solvers are not designed to deliver the
needed performance. These limitations force designers to build in extra design margins, which
eliminates the benefits of moving to a smaller node in the first place.
Enter Calibre? xACT 3D—a new product designed to provide the reference-level accuracy of a 3D
field solver coupled with fast performance and high scalability. Calibre xACT 3D leverages its
integration into the established best-in-class production design sign-off flow with Calibre LVS
and its device and interconnect modeling infrastructure for maximum usability. This paper
details how the Calibre xACT 3D extraction solution addresses the extraction challenges for
design signoff at advanced nodes.
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- ZSKY-D882-SOT-89-3L NPN硅功率晶体管规格书0次下载
- 50 V、3 A PNP 低 VCEsat 晶体管-PBSS5350D0次下载
- SPTECH硅NPN功率晶体管2N3771-TO-3规格书.pdf2次下载
- SPTECH硅NPN功率晶体管2SD1662-3PN规格书3次下载
- SPTECH硅NPN功率晶体管2SD1559-3PN规格书10次下载
- SPTECH硅NPN功率晶体管2SD1027-3PN规格书6次下载
- SPTECH硅NPN功率晶体管2SD1026-3PN规格书10次下载
- SPTECH硅NPN功率晶体管2SD850-TO-3规格书1次下载
- 如何进行场效应晶体管的分类和使用20次下载
- 自制晶体管耐压测试器27次下载
- 高清图详解英特尔最新22nm 3D晶体管0次下载
- 英特尔 3D晶体管147次下载
- 单级晶体管放大电路故障诊断分析方法32次下载
- 晶体管为基础的电路47次下载
- 晶体管实验37次下载
- 3D-NAND浮栅晶体管的结构解析2491次阅读
- 什么是NPN晶体管?NPN晶体管的工作原理和结构10612次阅读
- PNP晶体管符号和结构 晶体管测试仪电路图5533次阅读
- 晶体管的分类与作用1933次阅读
- 如何提高晶体管的开关速度,让晶体管快如闪电1166次阅读
- 什么是达林顿晶体管?达林顿晶体管的基本电路10411次阅读
- 如何根据管脚电位判断晶体管3848次阅读
- 晶体管的分类方式4307次阅读
- 常见的晶体管加速电路分析5994次阅读
- CPU中的晶体管的工作原理?14959次阅读
- 晶体管的发展史和晶体管的结构特性及晶体管的主要分类及型号概述18711次阅读
- 一文看懂纵向晶体管与横向晶体管的原理及区别29640次阅读
- 晶体管图示仪主要用途_晶体管图示仪使用方法14680次阅读
- 晶体管发明的重要性_晶体管的作用_晶体管工作原理介绍28962次阅读
- 晶体管是谁发明的_晶体管发明时间30847次阅读
下載排行
本周
- 1電子電路原理第七版PDF電子教材免費下載
- 0.00 MB | 1490次下載 | 免費
- 2單片機典型實例介紹
- 18.19 MB | 92次下載 | 1 積分
- 3S7-200PLC編程實例詳細資料
- 1.17 MB | 27次下載 | 1 積分
- 4筆記本電腦主板的元件識別和講解說明
- 4.28 MB | 18次下載 | 4 積分
- 5開關(guān)電源原理及各功能電路詳解
- 0.38 MB | 10次下載 | 免費
- 6基于AT89C2051/4051單片機編程器的實驗
- 0.11 MB | 4次下載 | 免費
- 7藍牙設備在嵌入式領(lǐng)域的廣泛應用
- 0.63 MB | 3次下載 | 免費
- 89天練會電子電路識圖
- 5.91 MB | 3次下載 | 免費
本月
- 1OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費
- 2PADS 9.0 2009最新版 -下載
- 0.00 MB | 66304次下載 | 免費
- 3protel99下載protel99軟件下載(中文版)
- 0.00 MB | 51209次下載 | 免費
- 4LabView 8.0 專業(yè)版下載 (3CD完整版)
- 0.00 MB | 51043次下載 | 免費
- 5555集成電路應用800例(新編版)
- 0.00 MB | 33562次下載 | 免費
- 6接口電路圖大全
- 未知 | 30320次下載 | 免費
- 7Multisim 10下載Multisim 10 中文版
- 0.00 MB | 28588次下載 | 免費
- 8開關(guān)電源設計實例指南
- 未知 | 21539次下載 | 免費
總榜
- 1matlab軟件下載入口
- 未知 | 935053次下載 | 免費
- 2protel99se軟件下載(可英文版轉(zhuǎn)中文版)
- 78.1 MB | 537791次下載 | 免費
- 3MATLAB 7.1 下載 (含軟件介紹)
- 未知 | 420026次下載 | 免費
- 4OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費
- 5Altium DXP2002下載入口
- 未知 | 233045次下載 | 免費
- 6電路仿真軟件multisim 10.0免費下載
- 340992 | 191183次下載 | 免費
- 7十天學會AVR單片機與C語言視頻教程 下載
- 158M | 183277次下載 | 免費
- 8proe5.0野火版下載(中文版免費下載)
- 未知 | 138039次下載 | 免費
評論