--- 產(chǎn)品詳情 ---
Function | Memory interface |
Additive RMS jitter (Typ) (fs) | 40 |
Output frequency (Max) (MHz) | 810 |
Number of outputs | 60 |
Output supply voltage (V) | 1.35 |
Core supply voltage (V) | 1.35 |
Features | DDR3 register |
Operating temperature range (C) | 0 to 85 |
Rating | Catalog |
Output type | CMOS |
Input type | CMOS |
- JEDEC SSTE32882 Compliant
- 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs Support
Stacked DDR3 RDIMMs - CKE Powerdown Mode for Optimized System Power Consumption
- 1.5V/1.35V Phase Lock Loop Clock Driver for Buffering One
Differential Clock Pair (CK and CK) and Distributing
to Four Differential Outputs - 1.5V/1.35V CMOS Inputs
- Checks Parity on Command and Address (CS-Gated) Data Inputs
- Configurable Driver Strength
- Uses Internal Feedback Loop
- APPLICATIONS
- DDR3 Registered DIMMs up to DDR3-1600
- DDR3L Registered DIMMs up to DDR3L-1333
- Single-, Dual- and Quad-Rank RDIMM
This JEDEC SSTE32882-compliant, 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity is designed for operation on DDR3 registered DIMMs with VDD of 1.5 V and on DDR3L registered DIMMs with VDD of 1.35 V.
All inputs are 1.5 V and 1.35 V CMOS compatible. All outputs are CMOS drivers optimized to drive DRAM signals on terminated traces in DDR3 RDIMM applications. The clock outputs Yn and Yn and control net outputs DxCKEn, DxCSn and DxODTn can be driven with a different strength and skew to optimize signal integrity, compensate for different loading and equalize signal travel speed.
The SN74SSQEA32882 has two basic modes of operation associated with the Quad Chip Select Enable (QCSEN) input. When the QCSEN input pin is open (or pulled high), the component has two chip select inputs, DCS0 and DCS1, and two copies of each chip select output, QACS0, QACS1, QBCS0 and QBCS1. This is the "QuadCS disabled" mode. When the QCSEN input pin is pulled low, the component has four chip select inputs DCS[3:0], and four chip select outputs, QCS[3:0]. This is the "QuadCS enabled" mode. Through the remainder of this specification, DCS[n:0] will indicate all of the chip select inputs, where n=1 for QuadCS disabled, and n=3 for QuadCS enabled. QxCS[n:0] will indicate all of the chip select outputs.
The device also supports a mode where a single device can be mounted on the back side of a DIMM. If MIRROR=HIGH, Input Bus Termination (IBT) has to stay enabled for all input signals in this case.
The SN74SSQEA32882 operates from a differential clock (CK and CK). Data are registered at the crossing of CK going HIGH, and CK going LOW. This data could be either re-driven to the outputs or it could be used to access device internal control registers.
The input bus data integrity is protected by a parity function. All address and command input signals are added up and the last bit of the sum is compared to the parity signal delivered by the system at the input PAR_IN one clock cycle later. If they do not match the device pulls the open drain output ERROUT LOW. The control signals (DCKE0, DCKE1, DODT0, DODT1, DCS[n:0]) are not part of this computation.
The SN74SSQEA32882 implements different power saving mechanisms to reduce thermal power dissipation and to support system power down states. By disabling unused outputs the power consumption is further reduced.
The package is optimized to support high density DIMMs. By aligning input and output positions towards DIMM finger signal ordering and SDRAM ballout the device de-scrambles the DIMM traces allowing low cross talk design with low interconnect latency.
Edge controlled outputs reduce ringing and improve signal eye opening at the SDRAM inputs.
為你推薦
-
TI數(shù)字多路復(fù)用器和編碼器SN54HC1512022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN54LS1532022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器CD54HC1472022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器CY74FCT2257T2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74LVC257A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74LVC157A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74ALS258A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74ALS257A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74ALS157A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74AHCT1582022-12-23 15:12
-
【PCB設(shè)計必備】31條布線技巧2023-08-03 08:09
相信大家在做PCB設(shè)計時,都會發(fā)現(xiàn)布線這個環(huán)節(jié)必不可少,而且布線的合理性,也決定了PCB的美觀度和其生產(chǎn)成本的高低,同時還能體現(xiàn)出電路性能和散熱性能的好壞,以及是否可以讓器件的性能達(dá)到最優(yōu)等。在上篇內(nèi)容中,小編主要分享了PCB線寬線距的一些設(shè)計規(guī)則,那么本篇內(nèi)容,將針對PCB的布線方式,做個全面的總結(jié)給到大家,希望能夠?qū)︷B(yǎng)成良好的設(shè)計習(xí)慣有所幫助。1走線長度1376瀏覽量 -
電動汽車直流快充方案設(shè)計【含參考設(shè)計】2023-08-03 08:08
大功率直流充電系統(tǒng)架構(gòu)大功率直流充電設(shè)計標(biāo)準(zhǔn)國家大功率充電標(biāo)準(zhǔn)“Chaoji”技術(shù)標(biāo)準(zhǔn)設(shè)計目標(biāo)是未來可實現(xiàn)電動汽車充電5分鐘行駛400公里?!癈haoji”技術(shù)標(biāo)準(zhǔn)主要設(shè)計參數(shù)如下:最大電壓:目前1000V(可擴(kuò)展到1500V);最大電流:帶冷卻系統(tǒng)500A(可擴(kuò)展到600A);不帶冷卻系統(tǒng)150-200A;最大功率:900KW。大功率直流充電系統(tǒng)架構(gòu)大功率 -
Buck電路的原理及器件選型指南2023-07-31 22:28
-
100W USB PD 3.0電源2023-07-31 22:27
-
千萬不要忽略PCB設(shè)計中線寬線距的重要性2023-07-31 22:27
想要做好PCB設(shè)計,除了整體的布線布局外,線寬線距的規(guī)則也非常重要,因為線寬線距決定著電路板的性能和穩(wěn)定性。所以本篇以RK3588為例,詳細(xì)為大家介紹一下PCB線寬線距的通用設(shè)計規(guī)則。要注意的是,布線之前須把軟件默認(rèn)設(shè)置選項設(shè)置好,并打開DRC檢測開關(guān)。布線建議打開5mil格點,等長時可根據(jù)情況設(shè)置1mil格點。PCB布線線寬01布線首先應(yīng)滿足工廠加工能力,1432瀏覽量 -
基于STM32的300W無刷直流電機(jī)驅(qū)動方案2023-07-06 10:02
如何驅(qū)動無刷電機(jī)?近些年,由于無刷直流電機(jī)大規(guī)模的研發(fā)和技術(shù)的逐漸成熟,已逐步成為工業(yè)用電機(jī)的發(fā)展主流。圍繞降低生產(chǎn)成本和提高運行效率,各大廠商也提供不同型號的電機(jī)以滿足不同驅(qū)動系統(tǒng)的需求?,F(xiàn)階段已經(jīng)在紡織、冶金、印刷、自動化生產(chǎn)流水線、數(shù)控機(jī)床等工業(yè)生產(chǎn)方面應(yīng)用。無刷直流電機(jī)的優(yōu)點與局限性優(yōu)點:高輸出功率、小尺寸和重量、散熱性好、效率高、運行速度范圍寬、低 -
上新啦!開發(fā)板僅需9.9元!2023-06-21 17:43
-
參考設(shè)計 | 2KW AC/DC數(shù)字電源方案2023-06-21 17:43
-
千萬不能小瞧的PCB半孔板2023-06-21 17:34